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Reduced order modeling has become a vital tool for 
decreasing computational cost in time domain 
simulations. In this paper we present a Laguerre-Gram 
model-order reduction technique applied to admittance 
matrices of circuit interconnect lines. We show reduction 
results for a single line and for a system of two coupled 
lines but also an iterative solution for obtaining better low 
order approximations of delayed signals.  
1. INTRODUCTION 
The current tendency of the VLSI industry is to decrease 
component size while increasing working frequencies. 
Simple interconnects in these ever smaller, ever faster 
circuits may have effects such as delay, noise, reflections 
or cross talk. It often proves difficult and time consuming 
for a circuit designer to take these effects into 
consideration during simulation. Tools have therefore 
been developed to enable the approximation of full 
interconnect models by simpler, more versatile ones. The 
method we propose in this paper benefits from recent 
research on Laguerre representations [2],[6].  
2. REDUCTION METHOD 
Our aim is to approximate infinite or very high order 
functions ( )sfˆ , representing admittances, impedances or 
system transfer functions, with rational models of an r 
order as low as possible. Finding an appropriate rational 
model, especially its denominator, is not a linear problem. 
The method we propose circumvents this difficulty. To 
start with, any function ( )sfˆ  representing the Laplace 
transform of ( ) )(2 +∈ RLtf  can be decomposed in a 
Laguerre series 








                                                   (1) 
We then build an array of transfer 
functions { }rr fff ˆ,...,ˆ,ˆ 10=Ω  obtained by successive 
applications of the operator denoted as Λ  and defined by:       
( ) ( )








1,...,0 −= ri              (2) 
An interesting property of this operator is that it preserves 
the poles and natural frequencies of ( )sfˆ . Denoting as 
{ }
0, ≥nnif  the Laguerre coefficients of the ( )sfiˆ  function, 
the Laguerre spectrum (coefficient array) of ( )sfi 1ˆ +  is 
obtained in a quite obvious manner from that of ( )sfiˆ  
and so on  
1,01,,1 ... ++++ === ninini fff                                       (3) 
for any 0≥n , 0≥i . This property makes the algorithm 
advantageous from a computational time point of view. It 
can be shown that the approximation of )(ˆ sfr as linear 
combination of the other r-1 functions belonging to 
rΩ enables the construction of a reduced rational model 
of ( )sfˆ . Let [ ]Traaaa 110 ,...,, −=G denote the coefficients 
of this linear combination. The best r order 
[ ]Traaaa 110 ,...,, −=G  vector which minimizes the mean 
square error (MSE) is the solution to the system of 
equations given by  
ba
GG
−=Ψ                                                                        (4) 
where Ψ  denotes the Gram matrix of inner products 
jiji ff ˆ,ˆ, =ψ  for , 0,1,..., 1i j r= −  and b
G
 the vector 
[ ]Trrrr ,1,1,0 ,...,, −ψψψ  and T  the transpose. A reduced 
rational model ( )sfˆ~  is then easily constructed from aG  
[2]. Preserving this model’s denominator, it is a classical 
linear problem to find a numerator optimized in the sense 
of minimizing 
2~
ff − . Moreover, the method has the 
remarkable property of preserving system stability. 
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It is also worth noting that inner products can be expressed 
exclusively from the Laguerre spectrum of ( )sfˆ  
∑∞
=
++= 0, n jninji
ffψ .            (5) 
They are thus replaced by sums, in practice finite, and are 
therefore very easy to calculate. 
3. REDUCTION METHOD APPLIED 
TO INTERCONNECTS 
3.1 Reduced admittance models 
Rather than consider the chain matrix or the voltage to 
voltage transfer function as done in previous work [4], we 

























1211            (6) 
The first advantage of such a representation is that this 
matrix is persymmetrical, thus we obtain a complete 
description of the circuit with only two matrix terms. But 
what is even more important is that it greatly facilitates 
future work on passivity enforcement. For a system of n 
coupled lines we have an admittance matrix of irrational   













      (7) 
where Z and Y are square matrices, their size given by the 
number of coupled lines. They represent the series and, 
respectively, parallel contributions of line parameters. In 
this paper we will only focus on the trans-admittance term 
Y12 which contains a pure delay and is therefore much 
harder to approximate. The reduction algorithm used for 
Y11 is identical and comparative results are available in [8] 
and [9]. Physically, Y12 is the expression of a short circuit 
output current as a function of the input voltage. In this 
paper we will presume that the input voltage is a 1V step 
excitation applied at time 0. 
3.2 Reduction results for a single line 
We consider a 2 mm interconnect characterized by the 
following line parameters: R=72852 Ω, C=100 pF,  
L=1.08 µH. The step response for Y12 is shown in figure 2 
as well as the response of an order 30 reduced model. The 




Figure 1. Single line configuration 



















Figure 2. Y12 step response for a single line and 
its order 30 reduced model 
On a more subjective level, it worth noting that both the 
delay introduced by the interconnect and the reflections 
remain visible on the reduced model. 
3.3 Reduction results for two coupled lines 
At this point we consider two coupled interconnect lines, 
identical to the one described in paragraph 3.2. M=0.804 
µH and Cc=59.3pF are, respectively, the mutual 
inductance and the capacitance modeling the coupling 






Figure 3. Two coupled lines configuration 


















Figure 4 Y12 direct step response for two coupled 
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Figure 5 Y12 cross-talk step response for two 
coupled lines and its order 30 model  
By comparing figures 2 and 4 we can see the coupling 
effects, especially on the delay. The order 30 reduced 
order model has an error of 0.61% In figure 5 we study the 
cross-talk current injected in the second line. We provide 
an order 30 reduced order model with an error of 4.1%. 
The difference in terms of MSE between the models 
presented in figures 4 and 5 is explained by the presence 
of a second almost vertical front in cross-talk current 
which makes reduction more difficult in this case.   
3.4 Iterative model reduction 
Reduction methods have some difficulties dealing with a 
pure delay, especially when relatively small orders are 
desired.  




















Figure 6. Y12 step response and the order 12 
model obtained by direct reduction  
Previous works have suggested an improvement [4]. The 
original function is decomposed into several signals, 
corresponding to different propagation modes, delay is 
extracted on each of these signals which are then reduced 
sepparatly and a global model is finally reconstructed. But 
passivity enforcement becomes much more difficult in this 
case and the approach is not desirable if we are to find an 
equivalent circuit for the reduced model. A solution 
allowing us to obtain small order models that include 
delays relies upon an unexpected property of the 
Λ operator. The iterative application of this operator on a 
function, with a gradual decrease in order, may radically 
improve its efficiency, especially for signals containing 
delays. For example: rather than search for an order 12 
reduced model of the original irrational function, we will 
search for an order 24 and then approximate this order 24 
by an order 12 [9]. The improvement in terms of MSE can 
be important without drastically increasing computation 
time. The order 12 approximation shown in figure 6 is 
obtained by direct reduction and has a 6.3% error. 



















Figure 7. Y12 step response and an order 12 
model  obtained after 4 iterations  
We then perform an iterative reduction in 4 steps (figure 
7) with an initialization order of 24. The error decreases at 
3.9%. The improvement is in fact quite visible when 
comparing the degree to which the two models preserve 
the effects of reflection. We also note that for longer 
interconnect lines the difference between iterative and 
direct reduction is even more striking [8]. Such cases are, 
however, less common in VLSI applications. 
4. CONCLUSION 
The model-order reduction technique presented here is 
essentially based on the use of a simple linear operator 
applied to a Laguerre representation. In the context of 
VLSI interconnections modeling we chose to work with 
the admittance matrix and we show that an iterative 
approach can decrease MSE for delayed signals. The 
perspectives of our work would be to find a simple 
equivalent circuit for the reduced model and to extend our 
method to more complex structures. We may also benefit 
from the fact that our method allows the frequency 
dispersion of R,L,C,G parameters to be taken into 
consideration while traditional segmentation methods do 
not. 
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